

CPU:
Intel Pineview-D Processor


System Chipset:
Intel ICH9R


On Board Chipset:
Clock Generator - REALTEK (RTM875T-605-VD-GR)
Giga LAN -- LAN1 - Intel 82574L
Giga LAN -- LAN2 - Intel 82567LM
SIO-Fintek F71882FG
USB 3.0 CTRL NEC uPD720200
Flash CTRL PHISON PS2251-33
BIOS -- SPI

Main Memory:
DDR III SO-DIMM x 2 (Max 4GB)

Intersil PWM:
Controller: ISL6314

COVER SHEET	01
BLOCK DIAGRAM	02
Pineview_D (HOST/LVDS/DMI)	03
Pineview_D (DDR/VGA/MISC)	04
Pineview_D (POWER)	05
DDR3 SO-DIMM and Termination	06
VGA and XPD Connector	07
ICH9_PCI,USB,DMI,TPM,EEPROM	08
ICH9_Host, SATA, RTC, MSIC	09
ICH9_Power, GND	10
[CLK GEN] REALTEK/RTM875T	11
SIO-Fintek F71882FG	12
USB 3.0 Controller	13
USB 3.0 CONN	14
USB 2.0 CONN	15
ATX Power	16
USB Power	17
+1_5VDIMM	18
+1P05V,+1_5VRUN	19
CPU power	20
NAND Flash	21
SATA, ESATA and PCIE Slot	22
GLAN - Intel 825767LM	23
GLAN- Intel 82574L	24
FAN Control	25
MANUAL PARTS	26
GPIO Setting	27
RST# MAP	28
POWER MAP	29
CLK MAP	30
History	31





Current Max 1.38A

sustained current, 1.05A

1.1V, 8.511A (C4 state, 0.51A)

```
+1P05V=> 2.13A
+0_89VGFX=> 1.38A
+1_5VRUN=>0.08A
+1_8VDIMM=> 2.27A
+1_8VRUN=> 0.318A
+3VRUN=> 0.006A
```

www.teknisi-indonesia.com

GND






PNV_1 6 OF 6



MICRO-STAR INT'L CO.,LTD

S0031

Size Custom	Document Description Pineview_D (POWER)	Rev 1.1
Date: Monday, January 17, 2011		Sheet 5 of 31











5VREF & 5VREF_SUS Sequencing Circuit

V5REF must be powered up before VCC3 or after VCC3 within 0.7V.
Also,V5REF must power down after VCC3 or before VCC3 within 0.7V.
This rule is also applies to V5REF_SUS and 3VSB.
However,the 3VSB is derived from the 5VSB on the power supply
thru a voltage regulator and therefore,they can satisfy the requirement.





SB POWER



AC7, H17 & H18, AD8
For VccSus1_5 spec TBD




MICRO-STAR INT'L CO.,LTD			
S0031			
Size	Document Description	Rev	
Custom	ICH9_Power, GND	1.1	
Date:	Monday, January 17, 2011	Sheet	10 of 31

CLK Gen REALTEK/RTM875T-605



	PULL High	PULL Low
TME/PCI-2	NO OVERCLOCKING	NORMAL RUN
SRC5_EN/PCI-3	Pin29/30 IS SRC5	Pin29/30 IS CPU_STOP#/ PCI_STOP#
27M_SEL/PCI-4	Pin17/18 IS 27MHz	Pin17/18 IS DOT96/DOT96#
ITP_EN/PCIF-5	Pin38/39 IS CPU_ITP	Pin38/39 IS SRC8


CPU Table			
FSC	FSB	FSA	BCLK
L	H	H	166MHZ
L	H	L	200MHZ
H	H	H	200MHZ





RTM875T-605

TSSOP56

RTM875T-605-VD-GR-TSSOP56-RH



www.teknisi-indonesia.com



Clock Power Good

The latch must be before CK_PWRGD


MICRO-STAR INT'L CO.,LTD

S0031







Size	Document Description	Rev
Custom	ICLK GEN] REALTEK/RTM875T	1.1

Date: Monday, January 17, 2011

Sheet 11 of 31







USB 3.0 CONNECTOR




MICRO-STAR INT'L CO.,LTD			
S0031			
Size	Document Description	Rev	
Custom	USB 3.0 Connector	1.1	
Date:	Monday, January 17, 2011	Sheet	14 of 31




POWER CIRCUIT FOR USB PORT 0,1




EXTERNAL USB USB CONNECTOR (1,2)






POWER CIRCUIT FOR USB PORT 2,3




REAR PANEL USB Header FOR USB PORT (3,4)






POWER CIRCUIT FOR USB PORT 4,5




REAR PANEL USB Header FOR USB PORT (5,6)




POWER CIRCUIT FOR USB PORT 6,7




REAR PANEL USB Header FOR USB PORT (7,8)







ATX Connecto




Intel Front Panel




Power LED & Sleep LED








NAND Pin 2,23,24,25,34,38,48
for 45nm Flash Setting



SATA Port 1 - 4






eSATA Port




www.teknisi-indonesia.com

PCI Express Slot






SYS FAN1








SYS FAN2



MICRO-STAR INT'L CO.,LTD

S0031





Size	Document Description	Rev
Custom	FAN Control	1.1
Date: Monday, January 17, 2011	Sheet 25 of 31	



Optics Orientation Holes







Simulation



50 Ohm±10 % ; MS=4 mil, S=5mil

40 Ohm±10 % ; MS=6.5 mil, S=8.5mil



90 Ohm±15 % 4/7/15(mil) for L1/L6

CLK 90 Ohm±10 % 5/10/18(mil) for L3/L4



MICRO-STAR INT'L CO.,LTD

S0031

Size
Custom

Document Description
MANUAL PARTS

Rev
1.1

Date: Monday, January 17, 2011

Sheet 26 of 31

ICH9

GPIO	Alt Func	I/O/NC	Power	Tol	Default	Setting	Signal Name	Default	Mark
GPIO[0]	BM_BUSY#	I/O	Core	3.3V	GPI	GPO		H	
GPIO[1]	TACH1	I/O	Core	3.3V	GPI			H	
GPIO[5:2]	PIRQ[H:E]#	I/OD	Core	5V	GPI		PIRQ#[H:E]	H	Low Active
GPIO[7:6]	TACH[3:2]	I/O	Core	3.3V	GPI			H	Low Active
GPIO[8]	unmuxed	I/O	Resume	3.3V	GPI	GPI	ICH_GP8_PU	H	High Active
GPIO[9]	WOL_EN	I/O	Resume	3.3V	Native	Native	WOL_ONLY	H	
GPIO[10]	CLGPIO1	I/O	Resume	3.3V	GPI	GPI	SIO_OVT#	H	Low Active
GPIO[11]	SMBALERT#	I/O	Resume	3.3V	Native		SMB_ALERT#	H	Low Active
GPIO[12]	unmuxed	I/O	Resume	3.3V	GPO	GPO	LAN_DIS#	H	Low Active
GPIO[13]	unmuxed	I/O	Resume	3.3V	GPI	GPI	SIO_PME#	H	Low Active
GPIO[14]	CLGPIO2	I/O	Resume	3.3V	GPI	GPI	ICH_GP14_PU	H	High Active
GPIO[15]	unmuxed	I/O	Resume	3.3V	Native	Native	PM_STPPCI#	H	
GPIO[16]	unmuxed	I/O	Core	3.3V	GPO	GPO		H	
GPIO[17]	TACH0	I/O	Core	3.3V	GPI		GP17_TACH0	H	
GPIO[18]	unmuxed	I/O	Core	3.3V	GPO	GPO	SATA2_ACT	H	
GPIO[19]	SATA1GP	I/O	Core	3.3V	GPI	GPI		H	Low Active
GPIO[20]	unmuxed	I/O	Core	3.3V	GPO				
GPIO[21]	SATA0GP	I/O	Core	3.3V	GPI	GPI		H	Low Active
GPIO[22]	SCLOCK	I/O	Core	3.3V	GPI		ICH_SGP22_PU	H	
GPIO[23]	LDRQ1#	I/O	Core	3.3V	Native		LDRQ_1#	H	
GPIO[24]	CLGPIO0	I/O	Resume	3.3V	GPO	GPO	ICH_GP24_PU	H	High Active
GPIO[25]	STP_CPU#	I/O	Resume	3.3V	Native	Native	PM_STPCPU#	H	
GPIO[26]	S4_STATE#	I/O	Resume	3.3V	Native				
GPIO[27]	QRT_STATE0	I/O	Resume	3.3V	GPO	GPO		H	
GPIO[28]	QRT_STATE1	I/O	Resume	3.3V	GPO	GPO	ICH_GP27_PU	H	
GPIO[29]	OC[5]#	I/O	Resume	3.3V	Native		OC2#	H	
GPIO[30]	OC[6]#	I/O	Resume	3.3V	Native		OC3#	H	
GPIO[31]	OC[7]#	I/O	Resume	3.3V	Native		OC5#	H	
GPIO[32]	unmuxed	I/O	Core	3.3V	GPO	GPO	SPI_WP#	H	
GPIO[33]	unmuxed	I/O	Core	3.3V	GPO	GPO	SPI_HOLD_GPO#	H	Low Active
GPIO[34]	unmuxed	I/O	Core	3.3V	GPO	GPO		H	
GPIO[35]	SATACLKREQ#	I/O	Core	3.3V	GPO	GPO	ICH_GP35_PU	H	
GPIO[36]	SATA2GP	I/O	Core	3.3V	GPI	GPI		H	Low Active
GPIO[37]	SATA3GP	I/O	Core	3.3V	GPI	GPI		H	Low Active
GPIO[38]	SLOAD	I/O	Core	3.3V	GPI	GPI	ICH_SGP38_PU	H	Low Active
GPIO[39]	SDATAOUT0	I/O	Core	3.3V	GPI		ICH_SGP39_PD	H	
GPIO[40]	OC[1]#	I/O	Resume	3.3V	Native		OC#0	H	
GPIO[42:41]	OC[3:2]#	I/O	Resume	3.3V	Native		OC#1	H	
GPIO[43]	OC[4]#	I/O	Resume	3.3V	Native		OC2#	H	
GPIO[45:44]	OC[9:8]#	I/O	Resume	3.3V	Native		OC4#		
GPIO[47:46]	OC[11:10]#	I/O	Resume	3.3V	Native		VCC3_SB		
GPIO[48]	SDATAOUT1	I/O	Core	3.3V	GPI		ICH_SGP48_PU	H	High Active
GPIO[49]	unmuxed	I/O	Core	3.3V	GPO		DMI_STRAP	L	Strap pin
GPIO[50]	REQ1#	I/O	Core	5V	Native		PREQ#1	H	
GPIO[51]	GNT1#	I/O	Core	3.3V	Native		PGNT#1	H	
GPIO[52]	REQ2#	I/O	Core	5V	Native		PREQ#2	H	
GPIO[53]	GNT2#	I/O	Core	3.3V	Native		PGNT#2	H	
GPIO[54]	REQ3#	I/O	Core	5V	Native		PREQ#3	H	
GPIO[55]	GNT3#	I/O	Core	3.3V	Native		PGNT#3	H	
GPIO[56]	GLAN_DOCK#	I/O	Resume	3.3V	GPI	GPI	GP56_RSV_DETECT	H	For CFG Use
GPIO[57]	CLGPIO5	I/O	Resume	3.3V	GPI	GPI	GP57_RSV_RECOV	H	Reserved
GPIO[58]	SPI_CS1#	I/O	Resume	3.3V	GPI		SPI_CS1#	H	Low Active
GPIO[59]	OC[0]#	I/O	Resume	3.3V	Native		OC#0	H	
GPIO[60]	LINKALERT#	I/O	Resume	3.3V	Native		LINK_ALERT#	H	Low Active


SIO(F71882)

PIN NAME	USAGE	Input/Output	Default	Mark
GPIO0	FNT_GP0	Reserved	H	
GPIO1	FNT_GP1	Reserved	H	
GPIO2	FNT_GP2	Reserved	H	
GPIO3	FNT_GP3	Reserved	H	
GPIO4	FNT_GP4	Reserved	H	
GPIO5	FNT_GP5	Reserved	H	
GPIO6	SLOTCC#		H	
GPIO7	FNT_GP7	Reserved	H	
GPIO10	SYS_FAN_OUT3	N/A		
GPIO11	SYS_FAN1_DETECT	INPUT	H	
GPIO12	SYS_FAN2_DETECT	INPUT	H	
GPIO13	NAND_PWR_ON	OUTPUT	H	NAND POWER ON
GPIO14	GPIO_14	Reserved	H	
GPIO15	LED_VSB	OUTPUT	H	SLEEP LED
GPIO16	LED_VCC	OUTPUT	H	POWER LED
GPIO17	SYS_FAN_OUT2	OUTPUT	H	
GPIO20	PLTRST_BU1#	OUTPUT		PLTRST_BU1#
GPIO21	PLTRST_BU2#	OUTPUT		82574L PERST#
GPIO22	PLTRST_BU3#	OUTPUT		PLTRST_BU3#
GPIO23	FP_RST#	OUTPUT		RSTCON#
GPIO24	ATXPG	INPUT		ATXPG
GPIO26	PSIN	INPUT		PWSIN#
GPIO27	PSOUT#	OUTPUT		PWSOUT#
GPIO30	SLP_S3#	INPUT		S3#
GPIO31	PS_ON#	OUTPUT		PS_ON#
GPIO32	CHIP_PWRGD	OUTPUT		PWROK
GPIO33	RSMRST#	OUTPUT		RSMRST#
GPIO40	NS SYS_FANIN3	Test Point		
GPIO41	UPD_SMIB_PU	OUTPUT	H	USB3.0 SMIB
GPIO42	UNUSED			
GPIO43	SYS_FAN_OUT1	OUTPUT	H	


www.teknisi-indonesia.com

DDR-II DIMM Config.


DEVICE	ADDRESS	CLOCK
DIMM 1	00	M_CLK_DDR0/#0 M_CLK_DDR1/#1
DIMM 2	02	M_CLK_DDR3/#3 M_CLK_DDR4/#4

	MICRO-STAR INT'L CO.,LTD		
	S0031		
	Size Custom	Document Description GPIO Setting	Rev 1.1
	Date: Monday, January 17, 2011		Sheet 27 of 31

Reset# MAP




MICRO-STAR INT'L CO.,LTD		
S0031		
Size Custom	Document Description RST# MAP	Rev 1.1
Date: Monday, January 17, 2011	Sheet 28	of 31



MICRO-STAR INT'L CO.,LTD

S0031

Size: Custom
Document Description: POWER MAP
Date: Monday, January 17, 2011
Rev: 1.1
Sheet: 29 of 31



2010/09/27 Version Change to 1.0 (MVT Build 1)

* Update power solution

VCORE: R403 was 330 ohm change to 422 ohm, (OCP=15.5A)
+1_5VDIMM : R349 was 150K change to 120K, C314 was 220pF change to 330pF
VCC3_SB: R671 was 3.24K change to 3.16K ohm, R659 was 2K change to 12K ohm,
C580 was 0.01uF change to 0.1uF
USB_VCC: R529 was 2K change to 4.53K

* Modify CK_PWRGD Circuit

To change CK_PWRGD after CPU_BSEL (FSA,B,C)
Add RC delay & Smith trigger after +1_5VRUN

* Add LAN2 LED Reserved Resistor

To meet the LAN LED Spec:
Add 0 ohm, R554 & R555 (Stuff), R522, R509 (Reserved)

* Add LAN1 CON Power

Add LAN1 power 1.8V & 0 ohm, R215

* Update SIO F71882FG Setting

Net: S_COPEN_L add MLCC 1000pF to GND
No Stuff R254, GPIO13 used for GPIO function
Input pin pull up to 3VCC for FDC/URAT2 No Used

* Add Dual Source for S3 Requirement

Add diode SS34 at VCC5_SB and P-MOS at +12V for +1_5VDIMM source
Change: Stuffing R346; No Stuff R454,R363

* PROCHOT# Resistor Update

Change: R8 = Ohm

* Front Panel LED Update

Change: Modify RES array RN35 to replace R39,R315,R484,R516
Add Q83 & R77 for Power LED control by LED_VCC
Add F71882 pin65 for LED_VCC control, No Stuff R278,R280

* LAN_USB Connector Update

Swapping Reference on connector LAN_USB1 & LAN_USB2

2010/11/11 1.0 (MVT Build 2)

L21, L23, L24 update package to 0603
R319 change to 75K ohm for +1_5VRUN turn on
R346 change to 470K ohm, add C309 1uF/10V,C422 0.1uF/16V for POS solution.

2010/12/07 1.0 (MP BOM)

* Update power solution fine tune

+1_5VDIMM : C314 was 220pF change to 1000pF,C315 was 22pF change to 15pF
USB_VCC: R529 was 4.53K change to 3.6K

* Update EMI solution

No stuff: C463,C488,C531,C553

2010/12/27 1.1

* Change power solution

Add alternate circuit on +1_5VRUN enable for POS

* Change power solution

Remove UPI solution at U35 (for VCC_1P05)
Add U12 (for VCC_1P05)



MICRO-STAR INT'L CO.,LTD

S0031

Size Custom	Document Description History	Rev 1.1
Date: Monday, January 17, 2011 Sheet 31 of 31		